Difference between revisions of "Silicon Labs EFR32xG25"
| (15 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
The '''Silicon Labs EFR32xG25''' are wireless SoCs based on Cortex-M33 microcontrollers. |
The '''Silicon Labs EFR32xG25''' are wireless SoCs based on Cortex-M33 microcontrollers. |
||
| + | These MCUs are part of the [[Silicon Labs EFx32 Series 2 | EFx32 Series 2]] devices. |
||
| + | |||
__TOC__ |
__TOC__ |
||
| + | |||
| + | == EFx32 Series 2 specifics == |
||
| + | Please refer to the [[Silicon Labs EFx32 Series 2]] article. |
||
==Flash Banks== |
==Flash Banks== |
||
| Line 14: | Line 19: | ||
==Watchdog Handling== |
==Watchdog Handling== |
||
| + | *The device has 2 Watchdogs, they are feed during programming, if they are enabled. |
||
| − | *The device does not have a watchdog. |
||
| − | *The device has a watchdog [WATCHDOGNAME]. |
||
| − | *The watchdog is fed during flash programming. |
||
| − | *If the watchdog is enabled, it is turned off during flash programming and turned back on afterwards. |
||
| + | == Device Specific Handling == |
||
| − | |||
| − | ==Multi-Core Support [OPTIONAL]== |
||
| − | Before proceeding with this article, please check out the generic article regarding Multi-Core debugging [[Multi-Core_Debugging | here]].<br> |
||
| − | The [DeviceFamily]family comes with a variety of multi-core options.<br> |
||
| − | Some devices from this family feature a secondary core which is disabled after reset / by default.<br> |
||
| − | Some of the are available with enabled ''lockstep'' mode, only. <br> |
||
| − | In below, the debug related multi-core behavior of the J-Link is described for each core: |
||
| − | ===Main core=== |
||
| − | ====Init/Setup==== |
||
| − | *Initializes the ECC RAM, see [[XXX | XXX]] |
||
| − | *Enables debugging |
||
| − | ====Reset==== |
||
| − | *Device specific reset is performed, see [[XXX | XXX]] |
||
| − | ====Attach==== |
||
| − | *Attach is not supported because the J-Link initializes certain RAM regions by default |
||
| − | ===Secondary core(s)=== |
||
| − | ====Init/Setup==== |
||
| − | *If the main core session has not been started / debugging is not enabled yet, the secondary core executes the enable debug sequence. |
||
| − | *If the secondary core is not enabled yet, it will be enabled / release from reset |
||
| − | ====Reset==== |
||
| − | No reset is performed. |
||
| − | ====Attach==== |
||
| − | *Attach is supported / desired |
||
| − | |||
| − | ==Device Specific Handling== |
||
| − | ===Connect=== |
||
===Reset=== |
===Reset=== |
||
*The devices uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
*The devices uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
||
| − | *The devices uses Cortex-M Core reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_1:_Core | here]]. |
||
| − | *The devices uses Cortex-M Rest Pin, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_2:_ResetPin | here]]. |
||
| − | *The device uses custom reset:..... |
||
| − | == |
+ | === Security === |
| + | See: [[Silicon Labs EFx32 Series 2#Debug lock | Silicon Labs EFx32 Series 2]] article. |
||
| − | ===Dual Core Support=== |
||
| + | |||
| − | Some XXX devices feature a second core. Right now, the J-Link software does support the main core, only. Support for the second core is planned for future versions. |
||
| − | === |
+ | === Secure boot === |
| + | See: [[Silicon Labs EFx32 Series 2#Secure boot specific | Silicon Labs EFx32 Series 2]] article. |
||
| − | Attach is not supported by default because the J-Link initializes certain RAM regions by default. |
||
| − | ===Security=== |
||
==Evaluation Boards== |
==Evaluation Boards== |
||
| + | *[[Silicon Labs BRD4271A]] |
||
| − | *[SiliconVendor] [EvalBoardName] evaluation board: http://techwiki.segger.local/WikiTemplateEvalBoard |
||
==Example Application== |
==Example Application== |
||
| + | *[[Silicon Labs BRD4271A#Example_Project | Silicon Labs BRD4271A]] |
||
| − | *[SiliconVendor] [EvalBoardName] evaluation board: http://techwiki.segger.local/WikiTemplateEvalBoard#Example_Project |
||
Revision as of 16:33, 10 October 2023
The Silicon Labs EFR32xG25 are wireless SoCs based on Cortex-M33 microcontrollers. These MCUs are part of the EFx32 Series 2 devices.
Contents
EFx32 Series 2 specifics
Please refer to the Silicon Labs EFx32 Series 2 article.
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal flash | 0x08000000 | Up to 1920 KB | 
|
| User Data | 0x0FE00000 | 1 KB |
|
Watchdog Handling
- The device has 2 Watchdogs, they are feed during programming, if they are enabled.
Device Specific Handling
Reset
- The devices uses normal Cortex-M reset, no special handling necessary, like described here.
Security
See: Silicon Labs EFx32 Series 2 article.
Secure boot
See: Silicon Labs EFx32 Series 2 article.
