Difference between revisions of "Silicon Labs EFR32xG28"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "The '''Silicon Labs EFR32xG28''' are wireless SoCs based on Cortex-M33 microcontrollers. __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggertable" |- ! Flash Bank |...")
 
(→‎Internal Flash)
Line 8: Line 8:
 
! Flash Bank || Base address !! Size || J-Link Support
  
! Flash Bank || Base address !! Size || J-Link Support
 
|-
  
|-
−
| Internal flash || 0x08000000 || Up to 1920 KB || style="text-align:center;"| {{YES}}
+
| Internal flash || 0x08000000 || 1024 KB || style="text-align:center;"| {{YES}}
 
|-
  
|-
 
| User Data || 0x0FE00000 ||1 KB || style="text-align:center;"| {{YES}}
 
| User Data || 0x0FE00000 ||1 KB || style="text-align:center;"| {{YES}}

Revision as of 08:56, 6 July 2023

The Silicon Labs EFR32xG28 are wireless SoCs based on Cortex-M33 microcontrollers.

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Internal flash 0x08000000 1024 KB YES.png
User Data 0x0FE00000 1 KB YES.png

Watchdog Handling

  • The device has 2 Watchdogs, they are feed during programming, if they are enabled.

Device Specific Handling

Reset

  • The device uses custom reset with halt after bootloader.

Attach

  • Attach is supported.

Security

  • If device is secured, User is offered an unsecure by mass erase.

Evaluation Boards

Example Application

Retrieved from "https://wiki.segger.com/index.php?title=Silicon_Labs_EFR32xG28&oldid=15432"