Difference between revisions of "TI CC1311P3"
| (6 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | The '''TI |
+ | The '''TI CC1311P3''' are SimpleLink™ High-Performance Sub-1 GHz Wireless MCUs with Cortex-M4 Core. |
__TOC__ |
__TOC__ |
||
| Line 8: | Line 8: | ||
! Flash Bank || Base address !! Size || J-Link Support |
! Flash Bank || Base address !! Size || J-Link Support |
||
|- |
|- |
||
| − | | Internal flash || 0x00000000 || |
+ | | Internal flash || 0x00000000 || 352 KB || style="text-align:center;"| {{YES}} |
|} |
|} |
||
==Watchdog Handling== |
==Watchdog Handling== |
||
| − | *The device |
+ | *The device has a watchdog WDT, which is disabled by default. |
| + | *The watchdog is not handled during flash programming. |
||
| − | *The device has a watchdog [WATCHDOGNAME]. |
||
| − | *The watchdog is fed during flash programming. |
||
| − | *If the watchdog is enabled, it is turned off during flash programming and turned back on afterwards. |
||
| − | |||
| − | |||
| − | ==Multi-Core Support [OPTIONAL]== |
||
| − | Before proceeding with this article, please check out the generic article regarding Multi-Core debugging [[Multi-Core_Debugging | here]].<br> |
||
| − | The [DeviceFamily]family comes with a variety of multi-core options.<br> |
||
| − | Some devices from this family feature a secondary core which is disabled after reset / by default.<br> |
||
| − | Some of the are available with enabled ''lockstep'' mode, only. <br> |
||
| − | In below, the debug related multi-core behavior of the J-Link is described for each core: |
||
| − | ===Main core=== |
||
| − | ====Init/Setup==== |
||
| − | *Initializes the ECC RAM, see [[XXX | XXX]] |
||
| − | *Enables debugging |
||
| − | ====Reset==== |
||
| − | *Device specific reset is performed, see [[XXX | XXX]] |
||
| − | ====Attach==== |
||
| − | *Attach is not supported because the J-Link initializes certain RAM regions by default |
||
| − | ===Secondary core(s)=== |
||
| − | ====Init/Setup==== |
||
| − | *If the main core session has not been started / debugging is not enabled yet, the secondary core executes the enable debug sequence. |
||
| − | *If the secondary core is not enabled yet, it will be enabled / release from reset |
||
| − | ====Reset==== |
||
| − | No reset is performed. |
||
| − | ====Attach==== |
||
| − | *Attach is supported / desired |
||
==Device Specific Handling== |
==Device Specific Handling== |
||
===Connect=== |
===Connect=== |
||
| + | *The device uses custom connect. |
||
| + | |||
===Reset=== |
===Reset=== |
||
| + | *The device uses custom reset, after Boot ROM execution target is halted. |
||
| − | *The devices uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
||
| − | *The devices uses Cortex-M Core reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_1:_Core | here]]. |
||
| − | *The devices uses Cortex-M Rest Pin, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_2:_ResetPin | here]]. |
||
| − | *The device uses custom reset:..... |
||
==Limitations== |
==Limitations== |
||
| − | ===Dual Core Support=== |
||
| − | Some XXX devices feature a second core. Right now, the J-Link software does support the main core, only. Support for the second core is planned for future versions. |
||
===Attach=== |
===Attach=== |
||
| − | Attach is |
+ | Attach is supported. |
===Security=== |
===Security=== |
||
| + | If device is secured, device can be unsecured by mass erase if user confirms. |
||
| + | |||
==Evaluation Boards== |
==Evaluation Boards== |
||
| − | * |
+ | *TI Launchpad CC1311P3 evaluation board: https://wiki.segger.com/TI_LP-CC1311P3 |
==Example Application== |
==Example Application== |
||
| − | * |
+ | *TI Launchpad CC1311P3 evaluation board: https://wiki.segger.com/TI_LP-CC1311P3#Example_Project |
Revision as of 12:13, 13 June 2023
The TI CC1311P3 are SimpleLink™ High-Performance Sub-1 GHz Wireless MCUs with Cortex-M4 Core.
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal flash | 0x00000000 | 352 KB | 
|
Watchdog Handling
- The device has a watchdog WDT, which is disabled by default.
- The watchdog is not handled during flash programming.
Device Specific Handling
Connect
- The device uses custom connect.
Reset
- The device uses custom reset, after Boot ROM execution target is halted.
Limitations
Attach
Attach is supported.
Security
If device is secured, device can be unsecured by mass erase if user confirms.
Evaluation Boards
- TI Launchpad CC1311P3 evaluation board: https://wiki.segger.com/TI_LP-CC1311P3
Example Application
- TI Launchpad CC1311P3 evaluation board: https://wiki.segger.com/TI_LP-CC1311P3#Example_Project
