Difference between revisions of "ArteryTek AT32F43x"
(→Device Specific Handling) |
|||
(One intermediate revision by one other user not shown) | |||
Line 1: | Line 1: | ||
+ | [[Category:Device families]] |
||
ArteryTek AT32F43x are Cortex-M4 based MCUs |
ArteryTek AT32F43x are Cortex-M4 based MCUs |
||
__TOC__ |
__TOC__ |
||
Line 10: | Line 11: | ||
| Internal flash || 0x08000000 || Up to 4096 KB || style="text-align:center;"| {{YES}} |
| Internal flash || 0x08000000 || Up to 4096 KB || style="text-align:center;"| {{YES}} |
||
|- |
|- |
||
− | | User data || 0x1FFFC000 || |
+ | | User data || 0x1FFFC000 || 4 KB || style="text-align:center;"| {{YES}} |
|} |
|} |
||
Latest revision as of 15:17, 15 May 2024
ArteryTek AT32F43x are Cortex-M4 based MCUs
Contents
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Internal flash | 0x08000000 | Up to 4096 KB | |
User data | 0x1FFFC000 | 4 KB |
QSPI Flash
QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the QSPI Flash Programming Support article.
J-Link supports multiple pin configurations for AT32F43x. The default loader is marked in bold.
Device | Base address | Maximum size | Supported pin configuration |
---|---|---|---|
QSPI1 AT32F435 |
0x90000000 | Up to 64 MB |
|
Watchdog Handling
- The watchdog is fed during flash programming.
Device Specific Handling
Connect
- On Connect, protection level is checked. For further information regarding this, please click here.
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.