Difference between revisions of "ArteryTek AT32F40x"
m (Torben.scharping moved page Artery AT32F40x to ArteryTek AT32F40x) |
|||
Line 10: | Line 10: | ||
| Internal flash || 0x08000000 || Up to 1024KB || style="text-align:center;"| {{YES}} |
| Internal flash || 0x08000000 || Up to 1024KB || style="text-align:center;"| {{YES}} |
||
|- |
|- |
||
− | | SPIM external flash || 0x08400000 || |
+ | | SPIM external flash || 0x08400000 || 16 MB || style="text-align:center;"| {{YES}} |
|} |
|} |
||
+ | ====Notes for use of SPIM external flash==== |
||
− | |||
+ | * For the use of SPIM, the user has to take care, when setting up clocks, that AHB clock does not exceed 120 MHz. |
||
− | The SPIM support is currently under development. |
||
+ | * When clocks are not setup, J-Link sets core clock to 200 MHz and AHB clock to 100 MHz during SPIM flash programming. |
||
+ | * Only SPIM Type 2 / EN25QH128A is supported right now. |
||
+ | * SPIM may not be present on all devices of this device family. |
||
===QSPI Flash=== |
===QSPI Flash=== |
Revision as of 15:21, 20 February 2024
ArteryTek AT32F40x are Cortex-M4 based MCUs
Contents
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Internal flash | 0x08000000 | Up to 1024KB | |
SPIM external flash | 0x08400000 | 16 MB |
Notes for use of SPIM external flash
- For the use of SPIM, the user has to take care, when setting up clocks, that AHB clock does not exceed 120 MHz.
- When clocks are not setup, J-Link sets core clock to 200 MHz and AHB clock to 100 MHz during SPIM flash programming.
- Only SPIM Type 2 / EN25QH128A is supported right now.
- SPIM may not be present on all devices of this device family.
QSPI Flash
QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the QSPI Flash Programming Support article.
J-Link supports multiple pin configurations for AT32F40x. The default loader is marked in bold.
Device | Base address | Maximum size | Supported pin configuration |
---|---|---|---|
AT32F402 AT32F405 |
0x90000000 | Up to 64 MB |
|
Watchdog Handling
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.