Difference between revisions of "ArteryTek AT32F43x"
(→Device Specific Handling) |
(→Internal Flash) |
||
Line 9: | Line 9: | ||
|- |
|- |
||
| Internal flash || 0x08000000 || Up to 4096 KB || style="text-align:center;"| {{YES}} |
| Internal flash || 0x08000000 || Up to 4096 KB || style="text-align:center;"| {{YES}} |
||
− | |- |
||
− | | QSPI1 flash || 0x90000000 || Up to 64 MB || style="text-align:center;"| {{YES}} |
||
− | |- |
||
− | | QSPI2 flash || 0xB0000000 || Up to 64 MB || style="text-align:center;"| {{NO}} |
||
− | |||
|} |
|} |
||
Revision as of 14:50, 18 January 2024
Artery AT32F43x are Cortex-M4 based MCUs
Contents
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Internal flash | 0x08000000 | Up to 4096 KB |
QSPI Flash
QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the QSPI Flash Programming Support article.
J-Link supports multiple pin configurations for AT32F43x. The default loader is marked in bold.
Device | Base address | Maximum size | Supported pin configuration |
---|---|---|---|
AT32F435
AT32F435 |
0x90000000 | Up to 64 MB |
|
Watchdog Handling
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.