Difference between revisions of "ArteryTek AT32F43x"
(→QSPI Flash) |
|||
Line 1: | Line 1: | ||
− | + | ArteryTek AT32F43x are Cortex-M4 based MCUs |
|
__TOC__ |
__TOC__ |
||
Line 33: | Line 33: | ||
==Evaluation Boards== |
==Evaluation Boards== |
||
− | *[[ |
+ | *[[ArteryTek_AT-START-F435|ArteryTek AT-START-F435]] |
− | *[[ |
+ | *[[ArteryTek_AT-START-F437|ArteryTek AT-START-F437]] |
==Example Application== |
==Example Application== |
||
− | *[[ |
+ | *[[ArteryTek_AT-START-F435#Example_Project | ArteryTek AT-START-F435]] |
− | *[[ |
+ | *[[ArteryTek_AT-START-F437#Example_Project | ArteryTek AT-START-F437]] |
Revision as of 16:42, 8 February 2024
ArteryTek AT32F43x are Cortex-M4 based MCUs
Contents
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Internal flash | 0x08000000 | Up to 4096 KB |
QSPI Flash
QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the QSPI Flash Programming Support article.
J-Link supports multiple pin configurations for AT32F43x. The default loader is marked in bold.
Device | Base address | Maximum size | Supported pin configuration |
---|---|---|---|
QSPI1 AT32F435 |
0x90000000 | Up to 64 MB |
|
Watchdog Handling
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.