Difference between revisions of "Realtek Ameba D"
(7 intermediate revisions by one other user not shown) | |||
Line 14: | Line 14: | ||
===QSPI Flash=== |
===QSPI Flash=== |
||
QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the [[QSPI Flash Programming Support | QSPI Flash Programming Support article]].<br> |
QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the [[QSPI Flash Programming Support | QSPI Flash Programming Support article]].<br> |
||
− | J-Link supports multiple pin configurations for [DEVICE]. The default loader is marked in '''bold'''. |
||
{| class="seggertable" |
{| class="seggertable" |
||
|- |
|- |
||
! Device !! Base address !! Maximum size !! Supported pin configuration |
! Device !! Base address !! Maximum size !! Supported pin configuration |
||
|- |
|- |
||
− | | RTL872xCS <br> |
+ | | RTL872xCS <br>RTL872xDN <br> RTL872xDM |
− | RTL872xDN <br> |
||
− | RTL872xDM |
||
|| 0x08000000 || 16 MB || |
|| 0x08000000 || 16 MB || |
||
*'''Default''' SCK@B13 CS@B16 D0@B14 D1@B17 |
*'''Default''' SCK@B13 CS@B16 D0@B14 D1@B17 |
||
|} |
|} |
||
+ | ==Device Specific Handling== |
||
+ | ===Reset=== |
||
+ | *The devices uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]]. |
||
==Multi-Core Support== |
==Multi-Core Support== |
||
Line 31: | Line 31: | ||
==Evaluation Boards== |
==Evaluation Boards== |
||
+ | *[[Realtek RTL-AMEBAD_MB_3V0_RTL8720DF]] |
||
− | *[SiliconVendor] [EvalBoardName] evaluation board: http://techwiki.segger.local/WikiTemplateEvalBoard |
||
==Example Application== |
==Example Application== |
||
+ | *[[Realtek RTL-AMEBAD_MB_3V0_RTL8720DF#Example Project]] |
||
− | *[SiliconVendor] [EvalBoardName] evaluation board: http://techwiki.segger.local/WikiTemplateEvalBoard#Example_Project |
Latest revision as of 11:29, 10 October 2023
Contents
The Realtek Ameba D are dual core (KM0/KM4) microprocessors with WIFI and Bluetooth.
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support | Limitations |
---|---|---|---|---|
QSPI | 0x08000000 | 4 MB | only for RTL872xDF devices |
QSPI Flash
QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the QSPI Flash Programming Support article.
Device | Base address | Maximum size | Supported pin configuration |
---|---|---|---|
RTL872xCS RTL872xDN RTL872xDM |
0x08000000 | 16 MB |
|
Device Specific Handling
Reset
- The devices uses normal Cortex-M reset, no special handling necessary, like described here.
Multi-Core Support
Flash programming is done by KM0 core (Cortex-M23).