Main Page

Welcome to the SEGGER - Support Wiki

Debug Probes - J-Link & J-Trace

J-Link

Troubleshooting

• Debug session does not start
• J-Link can't connect to the CPU

Device specifics

Freescale

• FlexNVM partitioning
• i.MX6 SoloX Support
• Reset on Kinetis devices
• Secured Kinetis device detected
• Writing to Program Once Field
• EzPort disables debug interface

NXP

• Connecting J-Link to LPCXpresso LPC1769
• Using LPC-Link 2 on LPCXpresso V2/V3

Renesas

• RZ/G1 Dual core debugging
• Using RTT on RZ A1H

ST

• Connecting to STM32 Nucleo boards
• Using SWO on STM327xxG evaluation boards
• Setting read out protection on STM32F0 devices
• Secured ST device detected

TI

• TMS570 series

Toshiba

• TMPM46BF10FG Evaluation Board

Evaluation board specifics

Atmel

• SAM C21 Xplained Pro

Renesas

• RZ/G1E Starter Kit

J-Trace

TRACE

• General notes for trace configuration

Keil MDK

• 4-Pin Trace with STM32F429
• 4-Pin Trace with LPC4357

Miscellaneous

Glossary / Definitions

• JTAG
• SWD
• SWO
• ETB
• ETM
• TMC

J-Link Software

J-Link Commander

• Perform flash download
• Batch processing
• JLink.exe return value

J-Flash

• CRC calculation

Embedded Studio

• ETB trace on NXP TWR-K65F

---

Consult the User's Guide for information on using the wiki software.

Getting started

• Configuration settings list
• MediaWiki FAQ
• MediaWiki release mailing list
• Localise MediaWiki for your language
• www.segger.com