User contributions
(newest | oldest) View (newer 100 | older 100) (20 | 50 | 100 | 250 | 500)
- 11:21, 10 June 2021 (diff | hist) . . (+83) . . Debug Probes - J-Link & J-Trace (→Cypress)
- 11:19, 10 June 2021 (diff | hist) . . (+527) . . N CloudBEAR BM-310 (Created page with "The CloudBEAR BM-310 is a 32-bit (RV32) core, designed by [https://cloudbear.ru/products.html CloudBEAR]. __TOC__ = Minimum required J-Link software version = The BM-310 dev...")
- 16:56, 1 June 2021 (diff | hist) . . (+380) . . N SEGGER standard for units of Memory size (Created page with "This article describes the units used by SEGGER for sizes and speeds, in manuals and on the web. __TOC__ = Speed units = * Always metric: Powers of 10 * kB/s = 1000 bytes pe...")
- 11:01, 26 May 2021 (diff | hist) . . (+3,762) . . N SiFive S76 Standard Core Dev Kit (Created page with "__TOC__ This article describes specifics for the SiFive S76 Standard Core Dev Kit. The SiFive S76 Standard Core Dev Kit implements a SiFive S76 (64-bit RV64) core as a FPGA b...")
- 11:01, 26 May 2021 (diff | hist) . . (+3,762) . . N SiFive S51 Standard Core Dev Kit (Created page with "__TOC__ This article describes specifics for the SiFive S51 Standard Core Dev Kit. The SiFive S51 Standard Core Dev Kit implements a SiFive S51 (64-bit RV64) core as a FPGA b...")
- 11:00, 26 May 2021 (diff | hist) . . (+3,762) . . N SiFive S21 Standard Core Dev Kit (Created page with "__TOC__ This article describes specifics for the SiFive S21 Standard Core Dev Kit. The SiFive S21 Standard Core Dev Kit implements a SiFive S21 (64-bit RV64) core as a FPGA b...")
- 10:59, 26 May 2021 (diff | hist) . . (+3,762) . . N SiFive E76 Standard Core Dev Kit (Created page with "__TOC__ This article describes specifics for the SiFive E76 Standard Core Dev Kit. The SiFive E76 Standard Core Dev Kit implements a SiFive E76 (32-bit RV32) core as a FPGA b...")
- 10:59, 26 May 2021 (diff | hist) . . (+3,762) . . N SiFive E34 Standard Core Dev Kit (Created page with "__TOC__ This article describes specifics for the SiFive E34 Standard Core Dev Kit. The SiFive E34 Standard Core Dev Kit implements a SiFive E34 (32-bit RV32) core as a FPGA b...")
- 10:59, 26 May 2021 (diff | hist) . . (+3,762) . . N SiFive E24 Standard Core Dev Kit (Created page with "__TOC__ This article describes specifics for the SiFive E24 Standard Core Dev Kit. The SiFive E24 Standard Core Dev Kit implements a SiFive E24 (32-bit RV32) core as a FPGA b...")
- 10:58, 26 May 2021 (diff | hist) . . (+3,762) . . N SiFive E21 Standard Core Dev Kit (Created page with "__TOC__ This article describes specifics for the SiFive E21 Standard Core Dev Kit. The SiFive E21 Standard Core Dev Kit implements a SiFive E21 (32-bit RV32) core as a FPGA b...")
- 10:56, 26 May 2021 (diff | hist) . . (+602) . . Debug Probes - J-Link & J-Trace (→SiFive)
- 10:54, 26 May 2021 (diff | hist) . . (+957) . . N SiFive S51 (Created page with "The SiFive S51 is a 64-bit (RV64) core of the SiFive S5 series cores, designed by SiFive. __TOC__ = Minimum required J-Link software version = The S51 and S51ARTY device sel...") (current)
- 10:54, 26 May 2021 (diff | hist) . . (+993) . . N SiFive S21 (Created page with "The SiFive S21 is a 64-bit (RV64) core of the SiFive S2 series cores, designed by SiFive. __TOC__ = Minimum required J-Link software version = The S21 and S21ARTY device sel...") (current)
- 10:53, 26 May 2021 (diff | hist) . . (+957) . . N SiFive S76 (Created page with "The SiFive S76 is a 64-bit (RV64) core of the SiFive S7 series cores, designed by SiFive. __TOC__ = Minimum required J-Link software version = The S76 and S76ARTY device sel...") (current)
- 10:53, 26 May 2021 (diff | hist) . . (+957) . . N SiFive E76 (Created page with "The SiFive E76 is a 32-bit (RV32) core of the SiFive E7 series cores, designed by SiFive. __TOC__ = Minimum required J-Link software version = The E76 and E76ARTY device sel...") (current)
- 10:52, 26 May 2021 (diff | hist) . . (+957) . . N SiFive E34 (Created page with "The SiFive E34 is a 32-bit (RV32) core of the SiFive E3 series cores, designed by SiFive. __TOC__ = Minimum required J-Link software version = The E34 and E34ARTY device sel...") (current)
- 10:52, 26 May 2021 (diff | hist) . . (+993) . . N SiFive E24 (Created page with "The SiFive E24 is a 32-bit (RV32) core of the SiFive E2 series cores, designed by SiFive. __TOC__ = Minimum required J-Link software version = The E24 and E24ARTY device sel...") (current)
- 10:50, 26 May 2021 (diff | hist) . . (0) . . SiFive E21
- 10:49, 26 May 2021 (diff | hist) . . (+993) . . N SiFive E21 (Created page with "The SiFive E21 is a 64-bit (RV64) core of the SiFive E2 series cores, designed by SiFive. __TOC__ = Minimum required J-Link software version = The E21 and E21ARTY device sel...")
- 10:48, 26 May 2021 (diff | hist) . . (+161) . . Debug Probes - J-Link & J-Trace (→SiFive)
- 00:56, 25 May 2021 (diff | hist) . . (+219) . . SiFive S54 (current)
- 13:11, 21 May 2021 (diff | hist) . . (+210) . . SiFive S54
- 13:06, 21 May 2021 (diff | hist) . . (+528) . . N SiFive S54 (Created page with "The SiFive S54 is a 64-bit (RV64) core, designed by SiFive. __TOC__ = S54ARTY device selection = The S54ARTY is a special device that can be selected for J-Link. It selects...")
- 13:02, 21 May 2021 (diff | hist) . . (+23) . . Debug Probes - J-Link & J-Trace (→SiFive)
- 13:01, 21 May 2021 (diff | hist) . . (+54) . . SiFive S54 Standard Core Dev Kit
- 12:52, 21 May 2021 (diff | hist) . . (0) . . Debug Probes - J-Link & J-Trace (→SiFive)
- 12:51, 21 May 2021 (diff | hist) . . (0) . . m SiFive S54 Standard Core Dev Kit (Alex moved page SiFive S54 Standard Core Dev Kit (ARTY-100T) to SiFive S54 Standard Core Dev Kit)
- 12:51, 21 May 2021 (diff | hist) . . (+46) . . N SiFive S54 Standard Core Dev Kit (ARTY-100T) (Alex moved page SiFive S54 Standard Core Dev Kit (ARTY-100T) to SiFive S54 Standard Core Dev Kit) (current) (Tag: New redirect)
- 12:50, 21 May 2021 (diff | hist) . . (+799) . . SiFive S54 Standard Core Dev Kit (→Getting the bitstream running)
- 12:47, 21 May 2021 (diff | hist) . . (0) . . N File:SiFive S54ARTY Commander.png (current)
- 12:29, 21 May 2021 (diff | hist) . . (+123) . . SiFive S54 Standard Core Dev Kit (→Programming the bitstream)
- 12:28, 21 May 2021 (diff | hist) . . (+1,284) . . SiFive S54 Standard Core Dev Kit (→Programming the bitstream)
- 12:19, 21 May 2021 (diff | hist) . . (+2) . . SiFive S54 Standard Core Dev Kit (→Programming the bitstream)
- 12:10, 21 May 2021 (diff | hist) . . (+1,548) . . N SiFive S54 Standard Core Dev Kit (Created page with "__TOC__ This article describes specifics for the SiFive S54 Standard Core Dev Kit. The SiFive S54 Standard Core Dev Kit implements a SiFive S54 (64-bit RV64) core as a FPGA b...")
- 11:29, 21 May 2021 (diff | hist) . . (0) . . N File:ARTY-100T PROGButton.png (current)
- 11:27, 21 May 2021 (diff | hist) . . (0) . . N File:ARTY-100T VivadoLAB SelFlash.png (current)
- 11:27, 21 May 2021 (diff | hist) . . (0) . . N File:ARTY-100T VivadoLAB ProgSettings.png (current)
- 11:27, 21 May 2021 (diff | hist) . . (0) . . N File:ARTY-100T VivadoLAB ProgFinished.png (current)
- 11:27, 21 May 2021 (diff | hist) . . (0) . . N File:ARTY-100T VivadoLAB OpenTarget.png (current)
- 11:27, 21 May 2021 (diff | hist) . . (0) . . N File:ARTY-100T VivadoLAB OpenHWManager.png (current)
- 11:27, 21 May 2021 (diff | hist) . . (0) . . N File:ARTY-100T VivadoLAB ConfirmProgram.png (current)
- 11:27, 21 May 2021 (diff | hist) . . (0) . . N File:ARTY-100T VivadoLAB AddConfigMem.png (current)
- 11:27, 21 May 2021 (diff | hist) . . (0) . . N File:ARTY-100T.png (current)
- 10:52, 21 May 2021 (diff | hist) . . (+86) . . Debug Probes - J-Link & J-Trace (→SiFive)
- 22:54, 1 April 2021 (diff | hist) . . (+469) . . N J-Link Software CMSIS-DAP (Created page with "Besides J-Link, the J-Link software package also supports CMSIS-DAP probes. This article gives an overview about which CMSIS-DAP probes have been tested with the J-Link softwa...") (current)
- 22:51, 1 April 2021 (diff | hist) . . (+32) . . Debug Probes - J-Link & J-Trace (→J-Link software)
- 09:32, 23 March 2021 (diff | hist) . . (+9) . . Raspberry Pi RP2040
- 09:32, 23 March 2021 (diff | hist) . . (+21) . . Raspberry Pi RP2040
- 12:37, 10 March 2021 (diff | hist) . . (+17) . . TI AM335x (→RTT)
- 12:36, 10 March 2021 (diff | hist) . . (-24) . . TI AM335x (→RTT)
- 12:35, 10 March 2021 (diff | hist) . . (+549) . . N TI AM335x (Created page with "__TOC__ = RTT = * Since V6.98b of the J-Link software, RTT can be used out-of-the-box. * When using RTT control block auto-detection, J-Link searches in the internal SRAM @ 0...")
- 12:30, 10 March 2021 (diff | hist) . . (+30) . . Debug Probes - J-Link & J-Trace (→TI)
- 01:53, 27 February 2021 (diff | hist) . . (+3) . . J-Link Tested Linux distributions (→CentOS Linux)
- 01:52, 27 February 2021 (diff | hist) . . (+35) . . J-Link Tested Linux distributions (→CentOS Linux)
- 12:32, 22 February 2021 (diff | hist) . . (+1) . . J-Link Tested Linux distributions
- 12:32, 22 February 2021 (diff | hist) . . (+157) . . J-Link Tested Linux distributions
- 13:20, 8 February 2021 (diff | hist) . . (+173) . . Linux specifics (current)
- 10:42, 3 February 2021 (diff | hist) . . (+3) . . N TI EK-TM4C1294XL (Created page with "TBD")
- 10:41, 3 February 2021 (diff | hist) . . (+23) . . Debug Probes - J-Link & J-Trace (→TI)
- 11:28, 1 February 2021 (diff | hist) . . (-37) . . Odroid-C1
- 18:56, 21 January 2021 (diff | hist) . . (+12) . . N BBC microbit (Created page with "__TOC__ TBD")
- 10:13, 13 January 2021 (diff | hist) . . (-297) . . J-Link Configurator (→Configure J-Links using the J-Link Configurator)
- 13:28, 6 January 2021 (diff | hist) . . (+334) . . SEGGER Flash Loader (→Create a Flash Loader)
- 13:25, 6 January 2021 (diff | hist) . . (+1) . . SEGGER Flash Loader (→RISC-V template projects)
- 13:21, 6 January 2021 (diff | hist) . . (+81) . . SEGGER Flash Loader (→Create a Flash Loader)
- 10:49, 5 January 2021 (diff | hist) . . (0) . . SEGGER Flash Loader (→Debug Configurations)
- 10:48, 5 January 2021 (diff | hist) . . (-241) . . SEGGER Flash Loader (→Debug Configurations)
- 17:15, 23 December 2020 (diff | hist) . . (+144) . . SEGGER Flash Loader (→RISC-V template projects)
- 09:43, 22 December 2020 (diff | hist) . . (+165) . . SEGGER Flash Loader (→Embedded Studio Template Projects)
- 12:35, 17 December 2020 (diff | hist) . . (+613) . . N RA6M4 (Created page with "__TOC__ = Minimum requirements = The Renesas RA6M4 series devices requires special handling for the TrustZone partition registers of the MCU. This requires certain HW support...")
- 12:08, 17 December 2020 (diff | hist) . . (+35) . . Debug Probes - J-Link & J-Trace (→Renesas)
- 16:00, 16 November 2020 (diff | hist) . . (+4) . . NXP S32K144EVB-Q100 (→Connecting via on-board OpenSDA)
- 15:59, 16 November 2020 (diff | hist) . . (0) . . N File:S32K144EVB-Q100.png (current)
- 15:59, 16 November 2020 (diff | hist) . . (+308) . . NXP S32K144EVB-Q100 (→Connecting via on-board OpenSDA)
- 15:45, 16 November 2020 (diff | hist) . . (+856) . . N NXP S32K144EVB-Q100 (Created page with "__TOC__ = Connecting an external J-Link = The eval board provides 2 debug connectors: * J12 SDA (Connects to the OpenSDA on the board. Usually not needed by the user. Only ne...")
- 15:39, 16 November 2020 (diff | hist) . . (+44) . . Debug Probes - J-Link & J-Trace (→NXP)
- 10:45, 10 November 2020 (diff | hist) . . (+1) . . Software and Hardware Features Overview (→J-Trace PRO for Cortex-M)
- 10:45, 10 November 2020 (diff | hist) . . (+1) . . Software and Hardware Features Overview (→J-Trace PRO for Cortex-M)
- 14:02, 25 September 2020 (diff | hist) . . (0) . . N File:Keil AssemblerClang.png (current)
- 14:01, 25 September 2020 (diff | hist) . . (0) . . N File:Keil Compiler6.png (current)
- 11:00, 24 September 2020 (diff | hist) . . (-136) . . RTT (→Cortex-A based devices with RTT support)
- 10:59, 24 September 2020 (diff | hist) . . (+40) . . RTT (→Considerations)
- 10:59, 24 September 2020 (diff | hist) . . (+20) . . RTT (→Devices with RTT AP)
- 10:58, 24 September 2020 (diff | hist) . . (+2) . . RTT (→Devices with RTT AP)
- 10:58, 24 September 2020 (diff | hist) . . (0) . . N File:emPower Zynq RTTExample.zip (current)
- 10:57, 24 September 2020 (diff | hist) . . (+4,382) . . RTT (→TELNET channel of J-Link software)
- 09:17, 16 September 2020 (diff | hist) . . (+68) . . SystemView
- 11:14, 11 September 2020 (diff | hist) . . (+2) . . Keil MDK-ARM (→Using syscalls like printf with RTT)
- 11:14, 11 September 2020 (diff | hist) . . (+2) . . Keil MDK-ARM (→RTT ASM support)
- 11:09, 11 September 2020 (diff | hist) . . (+297) . . Keil MDK-ARM (→RTT in uVision)
- 14:00, 9 September 2020 (diff | hist) . . (-2) . . J-Link debugging USB applications (current)
- 13:59, 9 September 2020 (diff | hist) . . (+26) . . J-Link debugging USB applications
- 13:59, 9 September 2020 (diff | hist) . . (+6) . . J-Link debugging USB applications
- 13:58, 9 September 2020 (diff | hist) . . (+899) . . N J-Link debugging USB applications (Created page with "__TOC__ When debugging target applications with J-Link that themselves enumerate as USB devices at the same PC where J-Link is connected to, some special things should be con...")
- 13:52, 9 September 2020 (diff | hist) . . (+40) . . Debug Probes - J-Link & J-Trace (→Troubleshooting)
- 19:29, 13 July 2020 (diff | hist) . . (+9) . . J-Link cJTAG specifics
- 20:58, 9 July 2020 (diff | hist) . . (-34) . . J-Link cJTAG specifics
- 13:22, 19 May 2020 (diff | hist) . . (+1) . . J-Link flash programming (→Configuring verification levels and methods) (current)
- 13:21, 19 May 2020 (diff | hist) . . (+50) . . J-Link flash programming (→Configuring verification levels and methods)
- 13:21, 19 May 2020 (diff | hist) . . (+51) . . J-Link flash programming (→Configuring verification levels and methods)