New pages
(newest | oldest) View (newer 100 | older 100) (20 | 50 | 100 | 250 | 500)
- 17:34, 21 March 2024 NXP i.MX 8M Plus (hist) [1,959 bytes] Artjom.Kister (talk | contribs) (Created page with "__TOC__ The '''NXP i.MX 8M Plus''' is an embedded multi-core processor consisting of two Cortex-M7, four Cortex-A53 and two Cortex-A72. == Debugging == J-Link supports debug...") originally created as "i.MX 8M Plus Family"
- 17:32, 21 March 2024 NXP i.MX 8M Nano (hist) [1,598 bytes] Artjom.Kister (talk | contribs) (Created page with "__TOC__ The '''NXP i.MX 8M Nano''' is a embedded multicore processor consisting of one Cortex-M7 and four Cortex-A53. == Debugging == J-Link supports debugging for the Corte...") originally created as "i.MX 8M Nano Family"
- 17:31, 21 March 2024 NXP i.MX 8M Mini (hist) [1,444 bytes] Artjom.Kister (talk | contribs) (Created page with "__TOC__ The '''NXP i.MX 8M Mini''' is a embedded multicore processor consisting of one Cortex-M4 and four Cortex-A53. == Debugging == J-Link supports debugging for the Corte...") originally created as "i.MX 8M Mini Family"
- 17:30, 21 March 2024 NXP i.MX 8M (hist) [1,433 bytes] Artjom.Kister (talk | contribs) (Created page with "__TOC__ The '''NXP i.MX 8M''' is a embedded multicore processor consisting of one Cortex-M4 and four Cortex-A53. == Debugging == J-Link supports debugging for the Cortex-M4....") originally created as "i.MX 8M Family"
- 17:22, 21 March 2024 NXP i.MX 8 (hist) [1,989 bytes] Artjom.Kister (talk | contribs) (Created page with "__TOC__ The '''NXP i.MX8''' is a embedded multicore processor consisting of one Cortex-M4 and four Cortex-A53 and two Cortex-A72. == Debugging == J-Link supports debugging f...") originally created as "i.MX 8 Family"
- 15:33, 20 March 2024 Flasher Hub-12 - Module Configuration (hist) [1,950 bytes] Leon (talk | contribs) (Created page with "Flasher Hub-12 allows to configure some options that affect the connected modules.<br> The configuration can be applied using the integrated web interface. __TOC__ == Positi...")
- 17:49, 18 March 2024 Renesas FPB-R9A02G021 (hist) [867 bytes] Torben.scharping (talk | contribs) (Created page with "__TOC__ This article describes specifics for the Renesas FPB-R9A02G021 evaluation board.<br> '''[PICTURE OF BOARD]''' 450px == Preparing for J-...")
- 16:06, 18 March 2024 Renesas ASSP EASY (hist) [1,118 bytes] Torben.scharping (talk | contribs) (Created page with "The '''[SiliconVendor] [DeviceFamily]''' are [SHORT_DESCRIPTION] __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggertable" |- ! Flash Bank || Base address !! Size |...")
- 11:02, 13 March 2024 NXP FRDM-MCXA156 (hist) [940 bytes] Torben.scharping (talk | contribs) (Created page with "__TOC__ This article describes specifics for the NXP FRDM-MCXN236 evaluation board.<br> 450px == Preparing for J-Link == *Con...")
- 10:31, 13 March 2024 NXP MCXA18 (hist) [858 bytes] Torben.scharping (talk | contribs) (Created page with "The '''NXP MCXA18''' are single core ARM Cortex-M33 microprocessors. __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggertable" |- ! Flash Bank || Base address !! Si...")
- 11:43, 11 March 2024 ArteryTek AT32 (hist) [6,315 bytes] Torben.scharping (talk | contribs) (Created page with "The AT32 contains several families of devices by Artery Tek.<br> The following article contains information which applies to all members of the product family (e.g. readout pr...") originally created as "Artery AT32"
- 07:55, 11 March 2024 Cmsemicon CM32H6157 (hist) [816 bytes] Torben.scharping (talk | contribs) (Created page with "The '''Cmsemicon CM32H6157''' are are 32-bit general-purpose microcontrollers based on the Arm® Cortex®-M0 processor. __TOC__ ==Flash Banks== ===Internal Flash=== {| class...")
- 18:16, 8 March 2024 GigaDevice GD32307C-EVAL (hist) [885 bytes] Joshua.Kozian (talk | contribs) (Created page with "__TOC__ This article describes specifics for the GigaDevice GD32307C-EVAL evaluation board.<br> 450px == Preparing for...")
- 17:28, 8 March 2024 NXP MCIMX7ULP-EVK (hist) [878 bytes] Matthias (talk | contribs) (Created page with "__TOC__ This article describes specifics for the NXP MCIMX7ULP-EVK evaluation board.<br> 450px == Preparing for J-Link == *Connect the J-Link...")
- 16:12, 8 March 2024 STM32H5 Security Product Lifecycle (hist) [5,415 bytes] Artjom.Kister (talk | contribs) (Created page with "STM32H5 Security Product Lifecycle features are implemented in the PCode_DevPro_ST_STM32H5.pex script file. __TOC__ == Important notes == # On STM32H503 devices one-time pro...")
- 12:06, 7 March 2024 Device Provisioner (hist) [5,320 bytes] Alex (talk | contribs) (Created page with "TBD")
- 09:31, 29 February 2024 GigaDevice GD32F1 (hist) [2,330 bytes] Torben.scharping (talk | contribs) (Created page with "The GigaDevice GD32F1 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M3 processor. __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggert...")
- 09:06, 29 February 2024 Renesas RZ/V2H (hist) [3,588 bytes] Erik (talk | contribs) (Created page with "The '''Renesas RZ/V2H''' is an device featuring a Cortex-A55, a Cortex-M33 and two Cortex-R8 cores. __TOC__ ==Flash Banks== ===QSPI Flash=== QSPI flash programming requires s...")
- 17:09, 28 February 2024 GigaDevice GD32F2 (hist) [1,217 bytes] Torben.scharping (talk | contribs) (Created page with "The GigaDevice GD32F3 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M4 processor. __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggert...")
- 11:06, 28 February 2024 Renesas RA0E1 (hist) [1,156 bytes] Erik (talk | contribs) (Created page with "The '''Renesas RA0E1''' are Cortex-M23 based microcontrollers. __TOC__ ==Internal Flash== {| class="seggertable" |- ! Flash Bank || Base address !! Size || J-Link Support ||...")
- 10:52, 28 February 2024 Renesas EK-RA2A2 (hist) [1,041 bytes] Erik (talk | contribs) (Created page with "TBD")
- 10:49, 28 February 2024 Renesas RA2A2 (hist) [1,253 bytes] Erik (talk | contribs) (Created page with "The '''Renesas RA2A2''' are Cortex-M23 based microcontrollers. __TOC__ ==Internal Flash== {| class="seggertable" |- ! Flash Bank || Base address !! Size || J-Link Support ||...")
- 18:55, 27 February 2024 GigaDevice GD32350R-EVAL (hist) [888 bytes] Joshua.Kozian (talk | contribs) (Created page with "__TOC__ This article describes specifics for the GigaDevice GD32F310C-EVAL evaluation board.<br> 450px == Preparing f...")
- 18:21, 27 February 2024 GigaDevice GD32F310C-EVAL (hist) [1,080 bytes] Joshua.Kozian (talk | contribs) (Created page with "__TOC__ This article describes specifics for the GigaDevice GD32F310C-EVAL evaluation board.<br> 450px == Preparing f...")
- 17:54, 27 February 2024 GigaDevice GD32350C-START (hist) [1,083 bytes] Joshua.Kozian (talk | contribs) (Created page with "__TOC__ This article describes specifics for the GigaDevice GD32350C-START evaluation board.<br> 450px == Preparing fo...")
- 16:28, 27 February 2024 GigaDevice GD32330C-START (hist) [1,084 bytes] Joshua.Kozian (talk | contribs) (Created page with "__TOC__ This article describes specifics for the GigaDevice GD32330C-START evaluation board.<br> 450px == Preparing fo...")
- 15:39, 27 February 2024 GigaDevice GD32F310F-START (hist) [1,086 bytes] Joshua.Kozian (talk | contribs) (Created page with "__TOC__ This article describes specifics for the GigaDevice GD32F310F-START evaluation board.<br> 450px == Preparin...")
- 14:33, 27 February 2024 GigaDevice GD32F303B-START (hist) [1,095 bytes] Torben.scharping (talk | contribs) (Created page with "__TOC__ This article describes specifics for the [SiliconVendor] [EvalBoardName] evaluation board.<br> '''[PICTURE OF BOARD]''' 450px == Prepar...")
- 11:27, 27 February 2024 GigaDevice GD32F4 (hist) [2,188 bytes] Torben.scharping (talk | contribs) (Created page with "The GigaDevice GD32F4 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M4 processor. __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggert...")
- 17:43, 23 February 2024 NXP iMX6SX SABRE (hist) [864 bytes] Matthias (talk | contribs) (Created page with "__TOC__ This article describes specifics for the NXP iMX6SX SABRE evaluation board.<br> 450px == Preparing for J-Link == *Connect the J-Link to...")
- 14:44, 22 February 2024 GigaDevice GD32F3 (hist) [2,236 bytes] Torben.scharping (talk | contribs) (Created page with "The GigaDevice GD32F3 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M4 processor. __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggert...")
- 11:51, 22 February 2024 Flasher SECURE/How to configure a TELP for STM32Gxxx with user-defined SECxR values (hist) [10,087 bytes] Peter (talk | contribs) (Created page with "The STM32G range of ST's Cortex-M microcontrollers has a number of security features to protect intellectual property (IP). As some of these features may conflict with each ot...") originally created as "How to configure a TELP for STM32Gxxx, with user-defined SECxR values?"
- 18:20, 21 February 2024 Flasher SECURE (hist) [293 bytes] Peter (talk | contribs) (Created page with "The SEGGER Flasher Secure family is a high performance production programmer for secure authorized programming. == How to ... == *How to configure a TELP for STM32Gxxx, wit...")
- 16:53, 19 February 2024 How to optimize a Firmware for minimal Size (hist) [15,230 bytes] Johannes (talk | contribs) (Created page with "Toolchains offer various options to reduce firmware size and require less Flash memory. There are additional tweaks which can be applied in code to remove unused functionality...")
- 10:05, 15 February 2024 GigaDevice GD32 (hist) [8,201 bytes] Torben.scharping (talk | contribs) (Created page with "The GD32 Cortex-M Series is family of devices by GigaDevice Semiconductor Inc. The following article contains information which applies to all members of the product family (e...")
- 18:05, 14 February 2024 Use ST-Link in Embedded Studio (hist) [1,257 bytes] Nino (talk | contribs) (Created page with "This article will explain how a ST-Link can be used for debugging in Embedded Studio. == Minimum Requirements == * Embedded Studio V8.10 or later * ST-Link V2 or later * STM...")
- 13:44, 9 February 2024 NXP FRDM-MCXN236 (hist) [939 bytes] Torben.scharping (talk | contribs) (Created page with "__TOC__ This article describes specifics for the NXP X-FRDM-MCXN236 evaluation board.<br> 450px == Preparing for J-Link == *Con...") originally created as "NXP X-FRDM-MCXN236"
- 13:43, 9 February 2024 NXP MCXN11 (hist) [876 bytes] Torben.scharping (talk | contribs) (Created page with "__TOC__ The '''NXP MCXN11''' are single core Arm Cortex-M33 microprocessors. ==Flash Banks== ===Internal Flash=== {| class="seggertable" |- ! Flash Bank || Base address !! Si...")
- 11:35, 8 February 2024 ArteryTek AT32A40x (hist) [1,382 bytes] Torben.scharping (talk | contribs) (Created page with "Artery AT32F40x are Cortex-M4 based MCUs __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggertable" |- ! Flash Bank || Base address !! Size || J-Link Support |- | In...") originally created as "Artery AT32A40x"
- 11:05, 8 February 2024 ArteryTek AT-START-A403A (hist) [1,195 bytes] Torben.scharping (talk | contribs) (Created page with "__TOC__ This article describes specifics for the Artery AT-START-FA403A evaluation board.<br> 450px == Preparing for...") originally created as "Artery AT-START-A403A"
- 18:24, 7 February 2024 ArteryTek AT-START-F407 (hist) [1,194 bytes] Torben.scharping (talk | contribs) (Created page with "__TOC__ This article describes specifics for the Artery AT-START-F407 evaluation board.<br> 450px == Preparing for J-Lin...") originally created as "Artery AT-START-F407"